



A

Overall Gain = 1 from InP-InN to Out
 Ex. 10V battery across input = 10V from Out to GND



The 24.1kHz RC filter is there to cut high frequency noise to prevent slew rate limiting.
 Overall gain is 1 such that 10 volts peak from DAC yields 10v wrt ground at output




Checked All

Last Edited: 10/29/2018

Title <i>Differential Receiver</i>				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology	LIGO
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018	Time: 11:17:46 AM
File: C:\Users\dschaetz\Desktop\ETM LV ESD Driver DAC (ECR)\ETM LVLN Driver_v4 (09-26-18)\DifferentialReceiver.SchDoc				Sheet 2 of 15	

A



Overall Gain = 1 from InP-InN to Out
 Ex. 10V battery across input = 10V from Out to GND





Checked All

Last Edited:	10/29/2018
Title	LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology
Size: A	DCC Number: D1500016
Revision: V5	Engineer: R. Abbott
Date: 10/30/2018	
Time: 11:17:46 AM	
Sheet 3 of 15	

A



B



C

These relays are used to disconnect the applied differential DAC signals from the high voltage ESD amplifier after transition to low voltage control.

Checked All

Last Edited: 10/29/2018

LIGO

Title <i>Input Relays</i>		LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology	
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott
			Date: 10/30/2018
			Time: 11:17:46 AM
			Sheet 4 of 15

A

A

B


B

C

C

D

D



Only a total of 2 ADC channels were available within the existing SUS topology for the PI input. This switch allows the user to select which two quadrants of a test mass will receive the PI correction signals.

The grounded pin on S2 terminates the unused leg of the PI output path to mimic the voltage source that would have been connected. Failure to do this would result in a change in the transfer function of the passive summing network.

Bit control input pulling low will select the PIout_1 path and vice versa

Last Edited: 10/29/2018

Title
Quadrant Selector

LIGO Laboratory
California Institute of Technology
Massachusetts Institute of Technology

LIGO

Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018
---------	----------------------	--------------	---------------------	------------------

Time: 11:17:46 AM

Sheet 5 of 15


A

A

The +/-V input here is to drive the ADA4700 output driver chip. This voltage form can go up to +/-48V. At time of writing, we intend to use +/-24VDC supplies and see how we do.

B

B



C

C


The PI correction signal is anticipated to be required between 10kHz and 80kHz. This circuit filters the correction signal to avoid potential noise injection at lower frequencies

D

D

Last Edited: 10/29/2018

Title 10kHz Sallen Key HPF				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology	LIGO
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018	Time: 11:17:46 AM
File: C:\Users\dschaetz\Desktop\ETM LV ESD Driver DAC (ECR)\ETM LVLN Driver_v4 (09-26-18)\HPF.SchDoc				Sheet 6 of 15	



The +/-V input here is to drive the ADA4700 output driver chip. This voltage form can go up to +/-48V. At time of writing, we intend to use +/-24VDC supplies and see how we do.


The design of this pole zero stage is motivated by the need to reduce the DAC noise at frequencies greater than 20Hz to a value less than 40nV/rtHz. The DAC noise is estimated (per G1401399-v2) to be 800nV/rtHz at 20 Hz. The choice of pole and zero frequency above results in a predicted circuit output noise of 28nV/rtHz at 20Hz in the presence of the anticipated DAC noise. The zero preserves some dynamic range at intermediate frequencies.

The ADA4700-1 stage provides the capability to increase the dynamic range to 40vp-p

Checked All

Last Edited: 10/29/2018

Title				LIGO Laboratory
Pole-Zero and Driver				California Institute of Technology
				Massachusetts Institute of Technology
Size: B	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018
File: C:\Users\dschaetz\Desktop\ETM LV ESD Driver DAC (ECR)\ETM LVLN Driver_v4 (09-26-18)\PoleZero.SchDoc				Time: 11:17:46 AM
				Sheet 7 of 15



Title: High & Low Voltage Transition Relays				Last Edited: 10/29/2018
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018
				Time: 11:17:47 AM Sheet 8 of 15

A

A

B


B

C

C

D

D



This summing node combines the low frequency DC coupled signals present in the normal feedback path to each quadrant with the parametric instability correction signal. The summing was done passively to allow greater dynamic range than that afforded by an active summing stage. The STPS2H100AY diodes and output 200 ohm resistor string dissipate the potential stored charge present on the output cable leading to the vacuum system and limit the instantaneous current to be less than 2 amperes assuming worst case cable charge of 400VDC and 1500pF cable capacity.

Checked All

Last Edited: 10/29/2018

Title Output Summing Node				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology	LIGO
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018	Time: 11:17:47 AM
File: C:\Users\dschaetz\Desktop\ETM LV ESD Driver DAC (ECR)\ETM LVLN Driver_v4 (09-26-18)\OutputSum.SchDoc				Sheet 9 of 15	


A

A

This filter can store charge. Assume the capacitors are charged until positively discharged and measured.

B

B



C

C

From T1400406 by Rai Weiss, this filter lowers the voltage noise on the bias path. This path has no requirement for fast frequency response beyond the ability to set the bias voltage on a human timescale.

An additional 10k series resistor is conservatively included as a hedge against an in-vacuum discharge event. The 10nF HV capacitor on the output can be optionally utilized to lower the source impedance to the bias electrode in the event that is useful.

D

D

Last Edited: 10/29/2018

Title High Voltage Bias Filter				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology	LIGO
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018	
File: C:\Users\dschaetz\Desktop\ETM LV ESD Driver DAC (ECR)\ETM LVLN Driver_v4 (09-26-18)\HV Filter.SchDoc				Time: 11:17:47 AM	Sheet 10 of 15


A

A

The large dynamic range of the output drivers (40vp-p) requires this monitor to attenuate the input signal. A pole at 1kHz is included for further attenuation of the PI band.

B

B



C

C

D

D

Last Edited:	10/29/2018
--------------	------------

Title Monitoring Amplifier			LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology	LIGO
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018
				Time: 11:17:47 AM

File: C:\Users\dschaetz\Desktop\ETM LV ESD Driver DAC (ECR)\ETM LVLN Driver_v4 (09-26-18)\MonAmp.SchDoc

A

A

B


B

C

C

D

D



Typical LIGO differential driver circuit for the monitor signals.

Last Edited: 10/29/2018

Title Differential Driver				LIGO Laboratory California Institute of Technology Massachusetts Institute of Technology	LIGO
Size: A	DCC Number: D1500016	Revision: V5	Engineer: R. Abbott	Date: 10/30/2018	Time: 11:17:47 AM

File: C:\Users\dschaetz\Desktop\ETM LV ESD Driver DAC (ECR)\ETM LVLN Driver_v4 (09-26-18)\DiffDriver.SchDoc


A

Part2



Pins for female molex connector
WM2307-ND
Quantity: 6

Part3

Mating 6 pin molex connector
WM2126-ND

P12

The +/-V input here is to drive the ADA4700 output driver chip. This voltage form can go up to +/-48V. At time of writing, we intend to use +/-24VDC supplies and see how we do.

+V/-V Power LED**15VDC Power LED**

B

C

D

Last Edited: 10/29/2018

LIGO Laboratory
California Institute of Technology
Massachusetts Institute of Technology

LIGO

Title
Power Supplies

Size:

A

DCC Number:

D1500016

Revision:

V5

Engineer:

R. Abbott

Date:

10/30/2018

Time:

11:17:47 AM

Sheet 13 of 15

