





For small input signals add gain to these instrumentation amplifier stages.





Title		
PLL Board: Input		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet 2 of 13
File:	D:\Users\...\PLL1.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg




dB	G5G4G3	1Y2Y3Y4Y
-32	0 1 1	1 1 1 1
-24	0 1 0	1 0 1 1
-16	0 0 1	0 1 1 1
-8	0 0 0	0 0 1 1
0	1 1 1	0 0 1 1
8	1 1 0	0 0 1 0
16	1 0 1	0 0 0 1
24	1 0 0	0 0 0 0



Title PLL Board: Amp		
Size B	Number D1300812	Revision 1
Date: 11/25/2013	Sheet 3 of 13	
File: D:\Users\...\PLL2A.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg	



Title		
PLL: Amp		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet 4 of 13
File:	D:\Users\...\PLL2B.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg





Title		
PLL Board: Input Switch Readbacks		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet 5 of 3
File:	D:\Users\...\PLL3.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg



Title			PLL Board: Excitation		
Size	Number	Revision			
B	D1300812	1			
Date:	11/25/2013	Sheet 6 of 13			
File:	D:\Users\...\PLL4.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg			


40Hz/2kHz pole/zero pair

2kHz/20kHz pole/zero pair





Title		
PLL:Common Filters		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet 7 of 13
File:	D:\Users\...\PLL5.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg

generic filter stage
dc gain of 1




optional daughter board

- M1 M3 standoff, 12mm
- M2 M3 pan, 8mm
- M3 M3 standoff, 12mm
- M4 M3 pan, 8mm
- M5 M3 standoff, 12mm
- M6 M3 pan, 8mm
- M7 M3 standoff, 12mm
- M8 M3 pan, 8mm
- M9 M3 pan, 8mm
- M10 M3 pan, 8mm
- M11 M3 pan, 8mm
- M12 M3 pan, 8mm
- Digi-Key 24434K-ND
- McMaster-Carr 90317A115




Title		
PLL Board: VCO path		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet8 of 13
File:	D:\Users\...PLL6.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg


generic filter stage





1.6Hz/40Hz pole/zero pair









48Hz pole






Title		
PLL Board: Readout Path		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet10of13
File:	D:\Users\...\PLL7B.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg






Title		
PLL Board: Backplane(P1)		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet 1 of 13
File:	D:\Users\...\PLL&A.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg





Title			PLL Board: Backplane(P2)		
Size	Number	Revision			
B	D1300812	1			
Date:	11/25/2013	Sheet12of13			
File:	D:\Users\...\PLL8B.SchDoc	Drawn By: Sheila Dwyer, Daneil Sigg			



Title		
PLL Board: DAQ		
Size	Number	Revision
B	D1300812	1
Date:	11/25/2013	Sheet13of13
File:	D:\Users\...\PLL9.SchDoc	Drawn By: Sheila Dwyer, Daniel Sigg