customize
Design Rule Verification Report
Date
:
1/4/2011
Time
:
10:58:02 AM
Elapsed Time
:
00:00:01
Filename
:
C:\Users\daniel\Protel\RF\Demodulator\PhaseFreqDiscriminator\PhaseFreqDiscriminator.PcbDoc
Warnings
:
0
Rule Violations
:
0
Summary
Warnings
Count
Total
0
Rule Violations
Count
Minimum Annular Ring (Minimum=5mil) ((IsVia))
0
Minimum Annular Ring (Minimum=7mil) ((IsPad))
0
Power Plane Connect Rule(Direct Connect )(Expansion=12mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) ((InComponent('U10')))
0
Short-Circuit Constraint (Allowed=No) (All),(All)
0
Un-Routed Net Constraint ( (All) )
0
Height Constraint (Min=0mil) (Max=2000mil) (Prefered=500mil) (All)
0
Hole Size Constraint (Min=11.8mil) (Max=200mil) (All)
0
Width Constraint (Min=15mil) (Max=200mil) (Preferred=20mil) (All)
0
Clearance Constraint (Gap=8mil) (All),(All)
0
Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
0
Total
0