Altiumcustomize

Design Rule Verification Report

Date : 4/6/2010
Time : 11:27:49 AM
Elapsed Time : 00:00:00
Filename : C:\Users\daniel\Protel\Squeezer\PowerStrip\PowerDist.PcbDoc
Warnings : 0
Rule Violations : 0

Summary

Warnings Count
Total 0

Rule Violations Count
Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All) 0
Clearance Constraint (Gap=12mil) (All),(All) 0
Width Constraint (Min=12mil) (Max=200mil) (Preferred=15mil) (All) 0
Net Antennae (Tolerance=0mil) (All) 0
Silk to Silk (Clearance=5mil) (All),(All) 0
Silkscreen Over Component Pads (Clearance=0mil) (All),(All) 0
Minimum Solder Mask Sliver (Gap=5mil) (All),(All) 0
Hole To Hole Clearance (Gap=10mil) (All),(All) 0
Hole Size Constraint (Min=15mil) (Max=250mil) (All) 0
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All) 0
Un-Routed Net Constraint ( (All) ) 0
Short-Circuit Constraint (Allowed=No) (All),(All) 0
Total 0