

LASER INTERFEROMETER GRAVITATIONAL WAVE OBSERVATORY  
-LIGO-  
CALIFORNIA INSTITUTE OF TECHNOLOGY  
MASSACHUSETTS INSTITUTE OF TECHNOLOGY

Technical Note	LIGO-E050262- 00- W	09/04/08
<b>Test procedure for the Timing Slave Board Advanced LIGO</b>		
Imre Bartos, Rolf Bork, Maxim Factourovich, Jay Heefner, Szabolcs Márka, Zoltán Raics, Paul Schwinberg and Daniel Sigg		

This is an internal working note  
of the LIGO Project.

**California Institute of Technology**  
**LIGO Project – MS 51-33**  
**Pasadena CA 91125**  
Phone (626) 395-2129  
Fax (626) 304-9834  
E-mail: [info@ligo.caltech.edu](mailto:info@ligo.caltech.edu)

**Massachusetts Institute of Technology**  
**LIGO Project, MIT NW22-295,**  
**185 Albany St., Cambridge, MA 02139 USA**  
Phone (617) 253 4824  
Fax (617) 253 7014  
E-mail: [info@ligo.mit.edu](mailto:info@ligo.mit.edu)

**Columbia University**  
**Columbia Astrophysics Laboratory**  
**Pupin Hall - MS 5247**  
**New York NY 10027**  
Phone (212) 854-8209  
Fax (212) 854-8121  
E-mail: [geco.cu@gmail.com](mailto:geco.cu@gmail.com)

WWW: <http://www.ligo.caltech.edu>





**2) Verify that the power supply rails are at the correct voltages.** Measure the voltages at the following test points. If any of these indicators of proper operation are not present the problem must be fixed before proceeding with the test.

TP8 (12V),	+12V $\pm$ 5%	Measured _____ V	Pass	Fail
TP4 (VDD),	+3.3V $\pm$ 5%	Measured _____ V	Pass	Fail
TP5 (AUX),	+2.5V $\pm$ 5%	Measured _____ V	Pass	Fail
TP3 (INT),	+1.2V $\pm$ 10%	Measured _____ V	Pass	Fail
TP6 (Conf),	+1.8V $\pm$ 10%	Measured _____ V	Pass	Fail
TP7 (P10V),	+10V $\pm$ 5%	Measured _____ V	Pass	Fail

**3) Check if the JTAG connector works properly.** Connect the JTAG Interface to the JTAG connector of the *Slave*. Program the *Slave* with the *FGPA\_SLAVE\_TEST* program. In the Altium Designer program, open the digital I/O unit called U\_Test. In the upper left corner of the window, the JTAG variable is should be 0 if the program has loaded properly.

JTAG connector works properly. Yes    No

*For the following tests the FGPA\_SLAVE\_TEST program should be loaded onto the Slave board, and the Slave should be connected to a FanOut (or Master) board with 2xLC optical fiber. The optical fiber should be connected to the SYNCIN connector (J1) of the Slave through an SFP Transceiver module with optical 2xLC connector. This transceiver module is removable and should be placed in the SFP connector of the board.*

**4) Verify the proper operation of HF PLL.** Using a Voltmeter, measure the voltage on the Control Mon output TP2 (CTRL). With no SYNCIN signal, the control voltage should be at the negative rail, which is 0V, indicating that the loop is unconnected. The 1PPSIN LED (DS1) should be off. Now connect the optical fiber with the SYNCOUT signal from the *FanOut* (or *Master*) to the SYNCIN connector (J1). First, the 1PPSIN LED (DS1) should be ON for 250 ms and OFF for the next 250 ms (thereafter, '*2 Hz blink*'), indicating that the board receives the SYNCIN signal, but it is not locked to the *FanOut* (or *Master*) yet. After locking, the LED will be ON for one second and OFF for the next second (thereafter, '*1/2 Hz blink*'). For this part of the Test, exhibiting *2 Hz blink* or *1/2 Hz blink* are both acceptable. If HF PLL is locked, the control voltage will no longer be railed and should be roughly 5V. Record the locked control voltage. Also check if the power draw of the *Slave* has changed significantly due to the connection of the optical fiber (a significant change shows improper operation - some components are probably shorted).

TP2 (locked, connected fiber) at 5V $\pm$ 1V	Measured _____ V	Pass	Fail
TP2 (locked, disconnected fiber) at 0V $\pm$ 0.1V	Measured _____ V	Pass	Fail
+12V at < 430 mA	Measured _____ mA	Pass	Fail
1PPSIN LED works properly (exhibits either <i>2 Hz</i> or <i>1/2 Hz blink</i> ).		Yes	No



**5) Write down the value of the VCXO Control ADC and compare with the analog readback.** In Altium Designer, open the U\_Test digital I/O of the *FGPA\_SLAVE\_TEST* program. Compare the value of the variable `VCXO_CONTROL[15..0]` (shown with decimal numbers) with the Control Mon output TP2 (CTRL) on the *Slave*. The value of `VCXO_CONTROL[15..0]` can be converted to Volts with the following formula:

$$V\_OCXO [V] = VCXO\_CONTROL[15..0] / 65536.$$

If the ADC works properly, `V_OCXO` and TP2 should be roughly equal. Check it for the cases of connected and disconnected optical fiber separately.

V_OCXO (connected fiber)	Measured _____ V	Pass	Fail
V_OCXO (disconnected fiber)	Measured _____ V	Pass	Fail
ADC works properly.		Yes	No

**6) Verify the synchronization of the 1PPS signal.** Connect the 1PPS OUT output (J8) of the *FanOut* (or *Master*), and pins 15 (SYNCLK\_P), and 16 (SYNCLK\_N) of the P3 header of the *Slave* to an oscilloscope using 50 Ohm termination, and trigger on the signal from the *FanOut* (or *Master*). Each monitor output should be putting out a positive going, 10µs wide 1PPS signal. The 1PPS signal from the *Slave* should be properly synchronized, i.e. its leading edge should match the leading edge of the 1PPS signal from the *FanOut* (or *Master*) within ± 60ns. The synchronization should disappear when the link between them is disconnected. If the 1PPS signals are synchronized, the SYNCOUT and SYNCIN LEDs on the *FanOut* (or *Master*) and the *Slave*, respectively, should exhibit ½ Hz blink. If the 1PPS signal is not synchronized but the boards are connected, the LEDs on both boards should exhibit 2 Hz blink. If there is no 1PPS signal present, but the boards are connected, the LED is constantly ON.

1PPS signal is synchronized.	Yes	No
SYNCIN LED on the <i>Slave</i> exhibits ½ Hz blink.	Yes	No

**7) Test the P3 header of the *Slave*.** Pins 1-8, 10, 12 and 14 should be tested with a Voltmeter. Their outputs should be the following:

2, 4, 6, 8, 10, 12, 14:	GND
1, 3:	+12V
5, 7:	+3.3V

Measure pin 9 with an Ohmmeter. It should be toggling between shorted and non-conducting states each second (grounded for a second and then non-conducting for the next second). In 5) pins 15 and 16 were already tested.

P3 header on the <i>Slave</i> works properly.	Yes	No
---	-----	----



For the following tests, the *Test Daughterboard* should be placed onto the *Slave board* and the *FGPA\_SLAVE\_TEST* program should be installed.

**7) Test the S[64..1] ports on the *Slave board*.** In the *FGPA\_SLAVE\_TEST* program, every even port (i.e. S2, S4, etc.) is output, while every odd port is input. The outputs are all HIGH for one second and then LOW for the next second. The *Test Daughterboard* connects the even ports to the odd ports: even port S[2n] is connected to odd port S[2n-1]. In Altium Designer, open the digital I/O unit U\_Test of the *FGPA\_SLAVE\_TEST* program. The states of the S[64..1] ports are shown by LEDs:

S[16..1] => S\_A[16..1],  
 S[32..17] => S\_B[16..1],  
 S[48..33] => S\_C[16..1],  
 S[64..49] => S\_D[16..1].

If the *Test Daughterboard* and the ports work properly, all LEDs should exhibit  $\frac{1}{2}$  Hz *blink*. Note that sometimes it is difficult to properly place the *Test Daughterboard*, therefore it might not connect all 64 ports properly. If some of the ports do not connect, try to re-seat the *Test Daughterboard* before concluding that some ports do not work.

S[64..1] ports work properly. Yes    No

**8) Test the DIP-8 socket on the *Test Daughterboard* with a scope.** Test each pin except pin 2 with a Voltmeter. Their outputs should be the following:

1, 5, 6:      $\frac{1}{2}$  Hz toggling (HIGH for a second and then being LOW for the next second)  
 3, 7, 8:     HIGH  
 4:            LOW

Check if the input pin, pin 2, works properly. Turn on the U\_Test digital I/O in the Altium Designer. The LED called CFG\_SI should be OFF since there is no input. Now connect pin 2 with pin 1: CFG\_SI should exhibit  $\frac{1}{2}$  Hz *blink*.

DIP-8 works properly. Yes    No



